

USB 2.0 to 10/100 Ethernet Controller for Automotive Applications

PRODUCT FEATURES

Datasheet

Highlights

- Single Chip Hi-Speed USB 2.0 to 10/100 Ethernet Controller
- Integrated 10/100 Ethernet MAC with Full-Duplex Support
- Integrated 10/100 Ethernet PHY with HP Auto-MDIX Support
- Integrated USB 2.0 Hi-Speed Device Controller
- Integrated USB 2.0 Hi-Speed PHY
- Implements Reduced Power Operating Modes

Target Applications

- Diagnostic Interface (for Dealership Service Bay)
- Fast Software Download Interface (e.g., OBD Connector)
- Gateway Service Interface (Dealership, Aftermarket Repair Shop)
- In-vehicle Engineering Development Interface
- Vehicle Manufacturing Test Interface (Production Plant Assembly Line)
- Legislated Inspections (Emissions Check, Safety Inspections)

Key Features

- USB Device Controller
 - Fully compliant with Hi-Speed Universal Serial Bus Specification, revision 2.0
 - Supports HS (480 Mbps) and FS (12 Mbps) modes
 - Four Endpoints supported
 - Supports vendor specific commands
 - Integrated USB 2.0 PHY
 - Remote wakeup supported
- High-Performance 10/100 Ethernet Controller
 - Fully compliant with IEEE 802.3/802.3u
 - Integrated Ethernet MAC and PHY
 - 10BASE-T and 100BASE-TX support
 - Full- and half-duplex support
 - Full- and half-duplex flow control
 - Preamble generation and removal
 - Automatic 32-bit CRC generation and checking
 - Automatic payload padding and pad removal

- Loop-back modes
- TCP/UDP/IP/ICMP checksum offload support
- Flexible address filtering modes
 - One 48-bit perfect address
 - 64 hash-filtered multicast addresses
 - Pass all multicast
 - Promiscuous mode
 - Inverse filtering
 - Pass all incoming with status report
- Wakeup packet support
- Integrated Ethernet PHY
 - Auto-negotiation
 - Automatic polarity detection and correction
 - HP Auto-MDIX support
- Link status change wake-up detection
- Support for three status LEDs
- External MII supports HomePNA® and HomePlug® PHY
- Power and I/Os
 - Various low power modes
 - NetDetach feature increases battery life
 - Supports PCI-like PME wake when USB Host disabled
 - 11 GPIOs
 - Supports bus-powered and self-powered operation
 - Integrated power-on reset circuit
 - Single external 3.3 V I/O supply
 - Optional internal core regulator
- Miscellaneous Features
 - EEPROM controller
- Supports custom operation without EEPROM
- IEEE 1149.1 (JTAG) boundary scan
- Requires single 25 MHz crystal
- Software
 - Windows[®] 8/7/XP/Vista driver
 - Linux[®] driver
 - Win CE driver
 - MAC[®] OS driver
 - EEPROM utility
- Packaging
 - 56-pin QFN (8 x 8 mm), RoHS-compliant
- Environmental
 - -40°C to +85°C temperature range

Order Numbers:

LAN89530AM-A (Tray) for 56-pin, QFN, RoHS-compliant package (-40 to +85°C temp)
LAN89530AMR-A (Tape & Reel) for 56-pin, QFN, RoHS-compliant package (-40 to +85°C temp)

This product meets the halogen maximum concentration values per IEC61249-2-21

Table of Contents

Chaj 1.1 1.2		Introduction 7 Diagram 7 iew 7 USB 8 FIFO Controller 8 Ethernet 8 Power Management 9 EEPROM Controller (EPC) 9 General Purpose I/O 9 System Software 9
Cha j 2.1 2.2		Pin Description and Configuration10esignments21Types22
Chaj	oter 3	Power Connections
Chaj 4.1 4.2 4.3 4.4 4.5	EEPR EEPR Examp	EEPROM Controller. 25 OM Format 25 OM Defaults 29 OM Auto-Load. 29 ole of EEPROM Format Interpretation. 30 mized Operation Without EEPROM 35
Chaj	oter 5	PME Operation
Chaj	oter 6	NetDetach Operation
Chaj 7.1 7.2 7.3 7.4 7.5 7.6	Absolu Opera Power Packa DC Sp AC Sp 7.6.1 7.6.2 7.6.3 7.6.4 7.6.5 7.6.6 7.6.7	Operational Characteristics 42 ute Maximum Ratings* 42 ting Conditions** 42 Consumption 43 ge Thermal Specifications 43 pecifications 44 pecifications 47 Equivalent Test Load 47 Power Sequence Timing 48 Power-On Configuration Strap Valid Timing 49 Reset and Configuration Strap Timing 50 EEPROM Timing 51 MII Interface Timing 52 JTAG Timing 54 Circuit 55
_		Package Outline

USB 2.0 to 10/100 Ethernet Controller for Automotive Applications	
---	--

_			_			
Dа	ta	c	h	Δ	Δ	t

Chanter 9	Datasheet Revision History	. 58

List of Figures

Figure 1.1	LAN89530 Block Diagram	. 7
Figure 2.1	Pin Assignments (TOP VIEW)	10
Figure 3.1	Power Connections - Internal Regulator Enabled	23
Figure 3.2	Power Connections - Internal Regulator Disabled	24
Figure 5.1	Typical Application	36
Figure 5.2	PME Operation	39
Figure 6.1	Device Detach	40
Figure 6.2	Device Attach	41
Figure 7.1	Output Equivalent Test Load	47
Figure 7.2	Power Sequence Timing	48
Figure 7.3	Power-On Configuration Strap Valid Timing	49
Figure 7.4	nRESET Reset Pin Timing	50
Figure 7.5	EEPROM Timing	51
Figure 7.6	MII Transmit Timing	52
Figure 7.7	MII Receive Timing	53
Figure 7.8	JTAG Timing	54
Figure 8.1	56-Pin QFN Package Definition	56

List of Tables

Table 2.1	MII Interface Pins	11
Table 2.2	EEPROM Pins	15
Table 2.3	JTAG Pins	16
Table 2.4	Miscellaneous Pins	17
Table 2.5	USB Pins	19
Table 2.6	Ethernet PHY Pins	19
Table 2.7	Power Pins and Ground Pad	20
Table 2.8	No-Connect Pins	
Table 2.9	56-QFN Package Pin Assignments	
Table 2.10	Buffer Types	
Table 4.1	EEPROM Format	
	Configuration Flags	
	GPIO PME Flags	
Table 4.4	EEPROM Defaults	
Table 4.5	Dump of EEPROM Memory	
Table 4.6	EEPROM Example - 256 Byte EEPROM	
Table 7.1	Power Consumption	43
Table 7.2	Package Thermal Parameters	
Table 7.3	I/O Buffer Characteristics.	
Table 7.4	Voltage Regulator Characteristics	
Table 7.5	100BASE-TX Transceiver Characteristics	
Table 7.6	10BASE-T Transceiver Characteristics	
	Power Sequence Timing Values	
Table 7.8	Power-On Configuration Strap Valid Timing	
	nRESET Reset Pin Timing Values	
	EEPROM Timing Values	
	MII Transmit Timing Values	
	MII Receive Timing Values	
	JTAG Timing Values	
	Crystal Specifications	
	56-Pin QFN Dimensions	
Table 9.1	Customer Revision History	58

Chapter 1 Introduction

1.1 Block Diagram




Figure 1.1 LAN89530 Block Diagram

1.2 Overview

The LAN89530 is a high performance solution for USB to 10/100 Ethernet port bridging. With automotive applications ranging from diagnostics, fast software download, gateway services, in-vehicle engineering development, manufacturing test and legislated inspection interfaces, the device is targeted as a high-performance, low-cost USB/Ethernet connectivity solution.

The LAN89530 contains an integrated 10/100 Ethernet PHY, USB PHY, Hi-Speed USB 2.0 device controller, 10/100 Ethernet MAC, TAP controller, EEPROM controller, and a FIFO controller with a total of 30 kB of internal packet buffering.

The internal USB 2.0 device controller and USB PHY are compliant with the USB 2.0 Hi-Speed standard. The device implements Control, Interrupt, Bulk-in and Bulk-out USB Endpoints.

The Ethernet controller supports auto-negotiation, auto-polarity correction, HP Auto-MDIX, and is compliant with the IEEE 802.3 and 802.3u standards. An external MII interface provides support for an external Fast Ethernet PHY, HomePNA, and HomePlug functionality.

Multiple power management features are provided, including various low-power modes, and Magic Packet, Wake On LAN and Link Status Change wake events. These wake events can be programmed to initiate a USB remote wakeup. The optional NetDetach feature provides additional power savings by detaching from the USB bus after the Ethernet cable is disconnected. A PCI-like PME wake is also supported when the Host controller is disabled.

An internal EEPROM controller exists to load various USB configuration information and the device MAC address. The integrated IEEE 1149.1 compliant TAP controller provides boundary scan via JTAG.

1.2.1 USB

The USB portion of the LAN89530 integrates a Hi-Speed USB 2.0 device controller and USB PHY.

The USB device controller (UDC) contains a USB low-level protocol interpreter which implements the USB bus protocol, packet generation/extraction, PID/Device ID parsing and CRC coding/decoding, with autonomous error handling. The USB device controller is capable of operating in USB 2.0 Hi-Speed and Full-Speed compliant modes and contains autonomous protocol handling functions such as handling of suspend/resume/reset conditions, remote wakeup, and stall condition clearing on Setup packets. The USB device controller also autonomously handles error conditions such as retry for CRC and data toggle errors, and generates NYET, STALL, ACK and NACK handshake responses, depending on the Endpoint buffer status.

The LAN89530 implements four USB Endpoints: Control, Interrupt, Bulk-in, and Bulk-out. The Bulk-in and Bulk-out Endpoints allow for Ethernet reception and transmission respectively. Implementation of vendor-specific commands allows for efficient statistics gathering and access to the device's system control and status registers.

The integrated USB 2.0-compliant device PHY supports Hi-Speed and Full-Speed modes.

1.2.2 FIFO Controller

The FIFO controller uses an internal SRAM to buffer RX and TX traffic. Bulk-out packets from the USB controller are directly stored into the TX buffer. Ethernet frames are directly stored into the RX buffer and become the basis for bulk-in packets.

1.2.3 Ethernet

LAN89530 integrates an IEEE 802.3 PHY for twisted pair Ethernet applications and a 10/100 Ethernet Media Access Controller (MAC).

The PHY can be configured for either 100 Mbps (100BASE-TX) or 10 Mbps (10BASE-T) Ethernet operation in either Full or Half Duplex configurations. The PHY block includes auto-negotiation, auto-polarity correction, and Auto-MDIX. Minimal external components are required for the utilization of the Integrated PHY.

Optionally, an external PHY may be used via the MII (Media Independent Interface) port, effectively bypassing the internal PHY. This option allows support for HomePNA and HomePlug applications.

The Ethernet MAC/PHY supports numerous power management wakeup features, including Magic Packet, Wake on LAN and Link Status Change. Eight wakeup frame filters are provided by the device.

1.2.4 Power Management

The LAN89530 features four variations of USB suspend: SUSPEND0, SUSPEND1, SUSPEND2 and SUSPEND3. These modes allow the application to select the ideal balance of remote wakeup functionality and power consumption.

- SUSPEND0: Supports GPIO, Wake On LAN and Magic Packet events. This state reduces power
 by stopping the clocks of the MAC and other internal modules.
- SUSPEND1: Supports GPIO and Link Status Change for remote wakeup events. This suspend state consumes less power than SUSPEND0.
- SUSPEND2: Supports only GPIO assertion for a remote wakeup event. This is the default suspend
 mode for the device.
- SUSPEND3: Supports GPIO and Good Packet events. A Good Packet is a received frame passing
 certain filtering constraints independent of those imposed on Wake On LAN and Magic Packet
 frames. This suspend state consumes power at a level similar to the full operational state, however,
 it allows for power savings in the Host CPU.

1.2.5 EEPROM Controller (EPC)

LAN89530 contains an EEPROM controller for connection to an external EEPROM. This allows for the automatic loading of static configuration data upon power-on reset, pin reset or software reset. The EEPROM can be configured to load USB descriptors, USB device configuration and MAC address.

1.2.6 General Purpose I/O

When configured for Internal PHY Mode, up to eleven GPIOs are supported. All GPIOs can serve as remote wakeup events when the LAN89530 is suspended.

1.2.7 System Software

LAN89530 software drivers are available for the following operating systems:

- Windows 8
- Windows 7
- Windows Vista
- Windows XP
- Linux
- Win CE
- MAC OS

In addition, an EEPROM programming utility is available for configuring the external EEPROM.

Chapter 2 Pin Description and Configuration




Figure 2.1 Pin Assignments (TOP VIEW)

The package designators are:

- III Lot Sequence Code (optional)
- r Chip Revision Number
- yy last two digits of Assembly Year
- ww Assembly Work Week
- tttttttttttt Tracking Number (up to 9 characters)
- cc Country of Original Abbreviation (Optional up to 2 characters)

Note: ** This pin provides additional PME related functionality. Refer to the respective pin descriptions and Chapter 5, "PME Operation," on page 36 for additional information.

Note: *** GPIO7 may provide additional PHY Link Up related functionality.

Note: When HP Auto-MDIX is activated, the TXN/TXP pins can function as RXN/RXP and vice-versa.

Note: Exposed pad (VSS) on bottom of package must be connected to ground.

Table 2.1 MII Interface Pins

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
1	Receive Error (Internal PHY Mode)	RXER	IS/O8 (PD)	In Internal PHY Mode, this pin can be configured to display the respective internal MII signal.
	Receive Error (External PHY Mode)	RXER	IS (PD)	In External PHY Mode, the signal on this pin is input from the external PHY and indicates a receive error in the packet.
1	Transmit Enable (Internal PHY Mode)	TXEN	IS/O8 (PD)	In Internal PHY Mode, this pin can be configured to display the respective internal MII signal.
	Transmit Enable (External PHY Mode)	TXEN	O8 (PD)	In External PHY Mode, this pin functions as an output to the external PHY and indicates valid data on TXD[3:0].
1	Receive Data Valid (Internal PHY Mode)	RXDV	IS/O8 (PD)	In Internal PHY Mode, this pin can be configured to display the respective internal MII signal.
	Receive Data Valid (External PHY Mode)	RXDV	IS (PD)	In External PHY Mode, the signal on this pin is input from the external PHY and indicates valid data on RXD[3:0].
1	Receive Clock (Internal PHY Mode)	RXCLK	IS/O8 (PD)	In Internal PHY Mode, this pin can be configured to display the respective internal MII signal.
	Receive Clock (External PHY Mode)	RXCLK	IS (PD)	In External PHY Mode, this pin is the receiver clock input from the external PHY.
1	Transmit Clock (Internal PHY Mode)	TXCLK	IS/O8 (PU)	In Internal PHY Mode, this pin can be configured to display the respective internal MII signal.
	Transmit Clock (External PHY Mode)	TXCLK	IS (PU)	In External PHY Mode, this pin is the transmitter clock input from the external PHY.

Table 2.1 MII Interface Pins (continued)

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
1	Carrier Sense (Internal PHY Mode)	CRS	IS/O8 (PU)	In Internal PHY Mode, this pin can be configured to display the respective internal MII signal.
	Carrier Sense (External PHY Mode)	CRS	IS (PD)	In External PHY Mode, the signal on this pin is input from the external PHY and indicates a network carrier.
	General Purpose I/O 3 (Internal PHY Mode Only)	GPIO3	IS/O8/ OD8 (PU)	This General Purpose I/O pin is fully programmable as either a push-pull output, an open-drain output or a Schmitt-triggered input.
1	MII Collision Detect (Internal PHY Mode)	COL	IS/O8 (PU)	In Internal PHY Mode, this pin can be configured to display the respective internal MII signal.
	MII Collision Detect (External PHY Mode)	COL	IS (PD)	In External PHY Mode, the signal on this pin is input from the external PHY and indicates a collision event.
	General Purpose I/O 0 (Internal PHY Mode Only)	GPIO0	IS/O8/ OD8 (PU)	This General Purpose I/O pin is fully programmable as either a push-pull output, an open-drain output or a Schmitt-triggered input. Note: This pin may be used to signal PME when Internal PHY and PME Modes of operation are in effect. Refer to Chapter 5, "PME Operation," on page 36 for additional information.
1	Management Data (Internal PHY Mode)	MDIO	IS/08 (PU)	In Internal PHY Mode, this pin can be configured to display the respective internal MII signal.
	Management Data (External PHY Mode)	MDIO	IS/O8 (PD)	In External PHY Mode, this pin provides the management data to/from the external PHY.
	General Purpose I/O 1 (Internal PHY Mode Only)	GPIO1	IS/O8/ OD8 (PU)	This General Purpose I/O pin is fully programmable as either a push-pull output, an open-drain output or a Schmitt-triggered input. Note: This pin may serve as the PME_MODE_SEL input when Internal PHY and PME Modes of operation are in effect. Refer to Chapter 5, "PME Operation," on page 36 for additional information.

Table 2.1 MII Interface Pins (continued)

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
1	Management Clock (Internal PHY Mode)	MDC	IS/O8 (PU)	In Internal PHY Mode, this pin can be configured to display the respective internal MII signal.
	Management Clock (External PHY Mode)	MDC	O8 (PD)	In External PHY Mode, this pin outputs the management clock to the external PHY.
	General Purpose I/O 2 (Internal PHY Mode Only)	GPIO2	IS/O8/ OD8 (PU)	This General Purpose I/O pin is fully programmable as either a push-pull output, an open-drain output or a Schmitt-triggered input.
1	Transmit Data 3 (Internal PHY Mode)	TXD3	IS/O8 (PU)	In Internal PHY Mode, this pin can be configured to display the respective internal MII signal.
	Transmit Data 3 (External PHY Mode)	TXD3	08 (PU)	In External PHY Mode, this pin functions as the transmit data 3 output to the external PHY.
	General Purpose I/O 7 (Internal PHY Mode Only)	GPIO7	IS/O8/ OD8 (PU)	This General Purpose I/O pin is fully programmable as either a push-pull output, an open-drain output or a Schmitt-triggered input. Note: GPIO7 may provide additional external PHY Link Up related functionality.
1	Transmit Data 2 (Internal PHY Mode)	TXD2	IS/O8 (PD)	In Internal PHY Mode, this pin can be configured to display the respective internal MII signal.
	Transmit Data 2 (External PHY Mode)	TXD2	O8 (PD)	In External PHY Mode, this pin functions as the transmit data 2 output to the external PHY.
	General Purpose I/O 6 (Internal PHY Mode Only)	GPIO6	IS/O8/ OD8 (PU)	This General Purpose I/O pin is fully programmable as either a push-pull output, an open-drain output, or a Schmitt-triggered input.
	USB Port Swap Configuration Strap	PORT_SWAP	IS (PD)	Swaps the mapping of USBDP and USBDM. 0 = USBDP maps to the USB D+ line and USBDM maps to the USB D- line. 1 = USBDP maps to the USB D- line. USBDM maps to the USB D+ line. See Note 2.1 for more information on configuration straps.

Table 2.1 MII Interface Pins (continued)

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
1	Transmit Data 1 (Internal PHY Mode)	TXD1	IS/O8 (PD)	In Internal PHY Mode, this pin can be configured to display the respective internal MII signal.
	Transmit Data 1 (External PHY Mode)	TXD1	O8 (PD)	In External PHY Mode, this pin functions as the transmit data 1 output to the external PHY.
	General Purpose I/O 5 (Internal PHY Mode Only)	GPIO5	IS/O8/ OD8 (PU)	This General Purpose I/O pin is fully programmable as either a push-pull output, an open-drain output or a Schmitt-triggered input.
	Remote Wakeup Configuration Strap	RMT_WKP	IS (PD)	This strap configures the default descriptor values to support remote wakeup. This strap is overridden by the EEPROM.
	Strap			0 = Remote wakeup is not supported. 1 = Remote wakeup is supported.
				See Note 2.1 for more information on configuration straps.
1	Transmit Data 0 (Internal PHY Mode)	TXD0	IS/O8 (PD)	In Internal PHY Mode, this pin can be configured to display the respective internal MII signal.
	Transmit Data 0 (External PHY Mode)	TXD0	O8 (PD)	In External PHY Mode, this pin functions as the transmit data 0 output to the external PHY.
	General Purpose I/O 4 (Internal PHY Mode Only)	GPIO4	IS/O8/ OD8 (PU)	This General Purpose I/O pin is fully programmable as either a push-pull output, an open-drain output or a Schmitt-triggered input.
	EEPROM Disable Configuration Strap	EEP_DISABLE	IS (PD)	This strap disables the autoloading of the EEPROM contents. The assertion of this strap does not prevent register access to the EEPROM.
				0 = EEPROM is recognized if present. 1 = EEPROM is not recognized even if it is present.
				See Note 2.1 for more information on configuration straps.

Table 2.2 EEPROM Pins

NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
EEPROM Data In	EEDI	IS (PD)	This pin is driven by the EEDO output of the external EEPROM.
EEPROM Data Out	EEDO	08 (PU)	This pin drives the EEDI input of the external EEPROM.
Auto-MDIX Enable Configuration Strap	AUTOMDIX_EN	IS (PU)	Determines the default Auto-MDIX setting. 0 = Auto-MDIX is disabled. 1 = Auto-MDIX is enabled. See Note 2.1 for more information on configuration straps.
EEPROM Chip Select	EECS	O8	This pin drives the chip select output of the external EEPROM. Note: The EECS output may tri-state briefly during power-up. Some EEPROM devices may be prone to false selection during this time. When an EEPROM is used, an external pull-down resistor is recommended on this signal to prevent false selection. Refer to your EEPROM manufacturer's datasheet for additional information.
EEPROM Clock	EECLK	O8 (PD)	This pin drives the EEPROM clock of the external EEPROM.
Power Select Configuration Strap	PWR_SEL	IS (PD)	Determines the default power setting when no EEPROM is present. This strap is overridden by the EEPROM. 0 = The device is bus powered.
			1 = The device is bus powered. 1 = The device is self powered. See Note 2.1 for more information on configuration straps.
	EEPROM Data In EEPROM Data Out Auto-MDIX Enable Configuration Strap EEPROM Chip Select EEPROM Clock Power Select Configuration	EEPROM Data In EEPROM Data Out Auto-MDIX Enable Configuration Strap EEPROM Chip Select EEPROM Clock Power Select Configuration	EEPROM Data In EEPROM Data Out Auto-MDIX Enable Configuration Strap EEPROM Chip Select EEPROM Clock Power Select Configuration EEDO O8 (PU) AUTOMDIX EN (PU) EECS O8 Clock EECLK O8 (PD)

Note 2.1 Configuration strap values are latched on Power-On Reset (POR) or External Chip Reset (nRESET). Configuration straps are identified by an underlined symbol name. Pins that function as configuration straps must be augmented with an external resistor when connected to a load.

Table 2.3 JTAG Pins

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
1	JTAG Test Port Reset (Internal PHY Mode)	nTRST	IS (PU)	In Internal PHY Mode, this active-low pin functions as the JTAG test port reset input.
	Receive Data 0 (External PHY Mode)	RXD0	IS (PD)	In External PHY Mode, this pin functions as the receive data 0 input from the external PHY.
1	JTAG Test Data Out (Internal PHY Mode)	TDO	O8	In Internal PHY Mode, this pin functions as the JTAG data output.
	PHY Reset (External PHY Mode)	nPHY_RST	O8	In External PHY Mode, this active-low pin functions as the PHY reset output.
1	JTAG Test Clock (Internal PHY Mode)	TCK	IS (PU)	In Internal PHY Mode, this pin functions as the JTAG test clock. The maximum operating frequency of this clock is 25 MHz.
	Receive Data 1 (External PHY Mode)	RXD1	IS (PD)	In External PHY Mode, this pin functions as the receive data 1 input from the external PHY.
1	JTAG Test Mode Select (Internal PHY Mode)	TMS	IS (PU)	In Internal PHY Mode, this pin functions as the JTAG test mode select.
	Receive Data 2 (External PHY Mode)	RXD2	IS (PD)	In External PHY Mode, this pin functions as the receive data 2 input from the external PHY.
1	JTAG Test Data Input (Internal PHY Mode)	TDI	IS (PU)	In Internal PHY Mode, this pin functions as the JTAG data input.
	Receive Data 3 (External PHY Mode)	RXD3	IS (PD)	In External PHY Mode, this pin functions as the receive data 3 input from the external PHY.

Table 2.4 Miscellaneous Pins

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
1	PHY Select	PHY_SEL	IS (PD)	Selects whether to use the internal Ethernet PHY or the external PHY connected to the MII port.
				0 = Internal PHY is used. 1 = External PHY is used.
				Note: When in External PHY Mode, the internal PHY is placed into general power down after a POR.
1	System Reset	nRESET	IS (PU)	This active-low pin allows external hardware to reset the device.
				Note: This pin may be used to signal PME_CLEAR when PME Mode of operation is in effect. Refer to Chapter 5, "PME Operation," on page 36 for additional information.
1	Ethernet Full-Duplex Indicator LED	nFDX_LED	OD12 (PU)	This pin is driven low (LED on) when the Ethernet link is operating in Full-Duplex mode.
	General Purpose I/O 8	GPIO8	IS/O12/ OD12 (PU)	This General Purpose I/O pin is fully programmable as either a push-pull output, an open-drain output or a Schmitt-triggered input.
				Note: This pin may be used to signal PME when External PHY and PME Modes of operation are in effect. Refer to Chapter 5, "PME Operation," on page 36 for additional information.
				Note: By default this pin is configured as a GPIO.
1	Ethernet Link Activity Indicator LED	nLNKA_LED	OD12 (PU)	This pin is driven low (LED on) when a valid link is detected. This pin is pulsed high (LED off) for 80 ms whenever transmit or receive activity is detected. This pin is then driven low again for a minimum of 80 ms, after which time it will repeat the process if TX or RX activity is detected. Effectively, LED2 is activated solid for a link. When transmit or receive activity is sensed, LED2 will function as an activity indicator.
	General Purpose I/O 9	GPIO9	IS/O12/ OD12 (PU)	This General Purpose I/O pin is fully programmable as either a push-pull output, an open-drain output or a Schmitt-triggered input.
			·	Note: This pin may serve as the PME_MODE_SEL input when External PHY and PME Modes of operation are in effect. Refer to Chapter 5, "PME Operation," on page 36 for additional information.
				Note: By default this pin is configured as a GPIO.

Table 2.4 Miscellaneous Pins (continued)

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
1	Ethernet Speed Indicator LED	nSPD_LED	OD12 (PU)	This pin is driven low (LED on) when the Ethernet operating speed is 100 Mbs, or during autonegotiation. This pin is driven high during 10 Mbs operation or during line isolation.
	General Purpose I/O 10	GPIO10	IS/O12/ OD12 (PU)	This General Purpose I/O pin is fully programmable as either a push-pull output, an open-drain output or a Schmitt-triggered input.
				Note: This pin may serve as a wakeup pin whose detection mode is selectable when External PHY and PME Modes of operation are in effect. Refer to Chapter 5, "PME Operation," on page 36 for additional information.
				Note: By default this pin is configured as a GPIO.
1	Core Regulator	CORE_REG_EN	Al	This pin enables/disables the internal core logic voltage regulator.
	Enable			When tied low to VSS, the internal core regulator is disabled and +1.2 V must be supplied to the device by an external source.
				When tied high to +3.3 V, the internal core regulator is enabled.
				Refer to Chapter 3, "Power Connections," on page 23 and the device reference schematics for connection information.
1	Test 1	TEST1	-	This pin must always be connected to VSS for proper operation.
1	Test 2	TEST2	-	This pin must always be connected to +3.3 V for proper operation.
1	Crystal Input	ΧI	ICLK	External 25 MHz crystal input.
				Note: This pin can also be driven by a single- ended clock oscillator. When this method is used, XO should be left unconnected
1	Crystal Output	ХО	OCLK	External 25 MHz crystal output.

Table 2.5 USB Pins

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
1	USB DMINUS	USBDM	AIO	Note: The functionality of this pin may be swapped to USB DPLUS via the PORT_SWAP configuration strap.
1	USB DPLUS	USBDP	AIO	Note: The functionality of this pin may be swapped to USB DMINUS via the PORT_SWAP configuration strap.
1	Detect Upstream VBUS Power	VBUS_DET	IS_5V (PD)	Detects state of upstream bus power. For bus powered applications, this pin must be tied to VDD33IO. For self powered applications where the device is permanently attached to a host, VBUS_DET should be pulled to VDD33IO. For other self powered applications, refer to the device reference schematic for additional connection information. Note: This pin may be used to signal bus power availability when PME Mode of operation is in effect. Refer to Chapter 5, "PME Operation," on page 36 for additional information.
1	External USB Bias Resistor	USBRBIAS	Al	Used for setting HS transmit current level and onchip termination impedance. Connect to an external 12.0 k Ω 1.0% resistor to ground.

Table 2.6 Ethernet PHY Pins

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
1	Ethernet TX Data Out Negative	TXN	AIO	The transmit data outputs may be swapped internally with receive data inputs when Auto-MDIX is enabled.
1	Ethernet TX Data Out Positive	TXP	AIO	The transmit data outputs may be swapped internally with receive data inputs when Auto-MDIX is enabled.
1	Ethernet RX Data In Negative	Data In		The receive data inputs may be swapped internally with transmit data outputs when Auto-MDIX is enabled.
1	Ethernet RX Data In Positive	RXP	AIO	The receive data inputs may be swapped internally with transmit data outputs when Auto-MDIX is enabled.

Table 2.6 Ethernet PHY Pins (continued)

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
1	PHY Interrupt (Internal PHY Mode)	nPHY_INT	O8 In Internal PHY Mode, this pin can be cor to output the internal PHY interrupt signal Note: The internal PHY interrupt signal active-high.	
	PHY Interrupt (External PHY Mode)	nPHY_INT	IS (PU)	In External PHY Mode, the active-low signal on this pin is input from the external PHY and indicates a PHY interrupt has occurred.
1	External PHY Bias Resistor	EXRES	Al	Used for the internal bias circuits. Connect to an external 12.0 k Ω 1.0% resistor to ground.

Table 2.7 Power Pins and Ground Pad

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
5	+3.3 V I/O Power	VDD33IO	Р	Refer to Chapter 3, "Power Connections," on page 23 and the device reference schematics for connection information.
3	+3.3 V Analog Power	VDD33A	Р	Refer to Chapter 3, "Power Connections," on page 23 and the device reference schematics for connection information.
2	+1.2 V Digital Core Power	VDD12CORE	Р	Refer to Chapter 3, "Power Connections," on page 23 and the device reference schematics for connection information.
1	+1.2 V USB PLL Power	VDD12USBPLL	Р	This pin must be connected to VDD12CORE for proper operation.
				Refer to Chapter 3, "Power Connections," on page 23 and the device reference schematics for additional connection information.
1	+1.2 V Ethernet PLL	VDD12PLL	Р	This pin must be connected to VDD12CORE for proper operation.
	Power			Refer to Chapter 3, "Power Connections," on page 23 and the device reference schematics for additional connection information.
Exposed pad on package bottom	Ground	VSS	Р	Common Ground

Table 2.8 No-Connect Pins

NUM PINS	NAME	SYMBOL	BUFFER TYPE	DESCRIPTION
2	No Connect	NC	-	These pins must be left floating for normal device operation.

2.1 Pin Assignments

Table 2.9 56-QFN Package Pin Assignments

PIN NUM	PIN NAME	PIN NUM	PIN NAME	PIN NUM	PIN NAME	PIN NUM	PIN NAME
1	nPHY_INT	15	VDD33A	29	EECLK/ PWR_SEL	43	TXEN
2	TXN	16	USBRBIAS	30	EECS	44	RXER
3	TXP	17	VDD12USBPLL	31	EEDO/ AUTOMDIX_EN	45	CRS/GPIO3
4	VDD33A	18	ΧI	32	EEDI	46	COL/GPIO0 Note 2.2
5	RXN	19	хо	33	TEST1	47	TXCLK
6	RXP	20	VBUS_DET Note 2.2	34	PHY_SEL	48	VDD33IO
7	NC	21	VDD12CORE	35	VDD33IO	49	CORE_REG_EN
8	EXRES	22	MDC/GPIO2	36	nTRST/RXD0	50	VDD12CORE
9	VDD33A	23	MDIO/GPIO1 Note 2.2	37	TDO/nPHY_RST	51	VDD33IO
10	VDD12PLL	24	nRESET Note 2.2	38	TCK/RXD1	52	VDD33IO
11	USBDM	25	VDD33IO	39	TMS/RXD2	53	TXD3/GPIO7
12	USBDP	26	nFDX_LED/ GPIO8	40	TDI/RXD3	54	TXD2/GPIO6/ PORT_SWAP
13	TEST2	27	nLNKA_LED/ GPIO9 Note 2.2	41	RXCLK	55	TXD1/GPIO5/ RMT_WKP
14	NC	28	nSPD_LED/ GPIO10 Note 2.2	42	RXDV	56	TXD0/GPIO4/ EEP_DISABLE
	EXPOSED PAD MUST BE CONNECTED TO VSS						

Note 2.2 This pin provides additional PME-related functionality. Refer to the respective pin descriptions and Section Chapter 5, "PME Operation," on page 36 for additional information.

2.2 Buffer Types

Table 2.10 Buffer Types

BUFFER TYPE	DESCRIPTION
IS	Schmitt-triggered input
IS_5V	5 V tolerant Schmitt-triggered input
O8	Output with 8 mA sink and 8 mA source
OD8	Open-drain output with 8 mA sink
O12	Output with 12 mA sink and 12 mA source
OD12	Open-drain output with 12 mA sink
PU	 50 μA (typical) internal pull-up. Unless otherwise noted in the pin description, internal pull-ups are always enabled. Note: Internal pull-up resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled high, an external resistor must be added.
PD	 50 μA (typical) internal pull-down. Unless otherwise noted in the pin description, internal pull-downs are always enabled. Note: Internal pull-down resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled low, an external resistor must be added.
Al	Analog input
AIO	Analog bi-directional
ICLK	Crystal oscillator input pin
OCLK	Crystal oscillator output pin
Р	Power pin

Chapter 3 Power Connections

The LAN89530 can be operated with the internal core regulator enabled or disabled. Figure 3.1 illustrates the power connections for operating the device with the internal regulator enabled. Figure 3.2 illustrates the power connections for operating the device with the internal regulator disabled. In this mode, +1.2 V must be supplied to the device by an external source.




Figure 3.1 Power Connections - Internal Regulator Enabled




Figure 3.2 Power Connections - Internal Regulator Disabled

Chapter 4 EEPROM Controller

The device may use an external EEPROM to store the default values for the USB descriptors and the MAC address. The EEPROM controller supports most 256/512 byte "93C46" type EEPROMs.

Note: A 3-wire style 2k/4k EEPROM that is organized for 256/512 x 8-bit operation must be used.

The MAC address is used as the default Ethernet MAC address and is loaded into the MAC's ADDRH and ADDRL registers. If a properly configured EEPROM is not detected, it is the responsibility of the Host LAN Driver to set the IEEE addresses.

After a system-level reset occurs, the device will load the default values from a properly configured EEPROM. The device will not accept USB transactions from the Host until this process is completed.

The EEPROM controller also allows the Host system to read, write and erase the contents of the serial EEPROM.

4.1 EEPROM Format

Table 4.1 illustrates the format in which data is stored inside of the EEPROM.

Note the EEPROM offsets are given in units of 16-bit word offsets. A length field with a value of zero indicates that the field does not exist in the EEPROM. The device will use the field's HW default value in this case.

Note: For the device descriptor, the only valid values for the length are 0 and 18.

Note: For the configuration and interface descriptor, the only valid values for the length are 0 and 18.

Note: The EEPROM programmer must ensure that if a string descriptor does not exist in the EEPROM, the referencing descriptor must contain 00h for the respective string index field.

Note: If all string descriptor lengths are zero, then a Language ID will not be supported.

Table 4.1 EEPROM Format

EEPROM ADDRESS	EEPROM CONTENTS
00h	0xA5
01h	MAC Address [7:0]
02h	MAC Address [15:8]
03h	MAC Address [23:16]
04h	MAC Address [31:24]
05h	MAC Address [39:32]
06h	MAC Address [47:40]
07h	Full-Speed Polling Interval for Interrupt Endpoint
08h	Hi-Speed Polling Interval for Interrupt Endpoint
09h	Configuration Flags
0Ah	Language ID Descriptor [7:0]

Table 4.1 EEPROM Format (continued)

0Bh	Language ID Descriptor [15:8]
0Ch	Manufacturer ID String Descriptor Length (bytes)
0Dh	Manufacturer ID String Descriptor EEPROM Word Offset
0Eh	Product Name String Descriptor Length (bytes)
0Fh	Product Name String Descriptor EEPROM Word Offset
10h	Serial Number String Descriptor Length (bytes)
11h	Serial Number String Descriptor EEPROM Word Offset
12h	Configuration String Descriptor Length (bytes)
13h	Configuration String Descriptor Word Offset
14h	Interface String Descriptor Length (bytes)
15h	Interface String Descriptor Word Offset
16h	Hi-Speed Device Descriptor Length (bytes)
17h	Hi-Speed Device Descriptor Word Offset
18h	Hi-Speed Configuration and Interface Descriptor Length (bytes)
19h	Hi-Speed Configuration and Interface Descriptor Word Offset
1Ah	Full-Speed Device Descriptor Length (bytes)
1Bh	Full-Speed Device Descriptor Word Offset
1Ch	Full-Speed Configuration and Interface Descriptor Length (bytes)
1Dh	Full-Speed Configuration and Interface Descriptor Word Offset
1Eh	GPIO7:0 Wakeup Enables Bit x = 0 -> GPIOx pin disabled for wakeup use. Bit x = 1 -> GPIOx pin enabled for wakeup use.
1Fh	GPIO10:8 Wakeup Enables Bit $x = 0 \rightarrow GPIO(x+8)$ pin disabled for wakeup use. Bit $x = 1 \rightarrow GPIO(x+8)$ pin enabled for wakeup use.
20h	GPIO PME Flags

Note: The descriptor type for the device descriptors specified in the EEPROM is a don't care and always overwritten by HW to 0x1.

The descriptor size for the device descriptors specified in the EEPROM is a don't care and always overwritten by HW to 0x12.

The descriptor type for the configuration descriptors specified in the EEPROM is a don't care and always overwritten by HW to 0x2.

Note: Descriptors specified in EEPROM having bcdUSB, bMaxPacketSize0, and bNumConfigurations fields defined with values other than 0200h, 40h and 1, respectively, will result in unwanted behavior and untoward results.

Note: EEPROM byte addresses past 20h can be used to store data for any purpose.

Table 4.2 describes the configuration flags. The configuration flags override the affects of the RMT_WKP and PWR_SEL straps. If a configuration descriptor exists in the EEPROM it will override both the configuration flags and associated straps.

Table 4.2 Configuration Flags

BITS	DESCRIPTION							
7:6	RESERVED							
5:4	PHY Boo	st						
	This field upstream		o boost the electrical drive streng	th of the HS output current to the				
	01 = Elev 10 = Elev	ated electrical drive	trength strength (+4% boost) strength (+8% boost) strength (+12% boost)					
3	RESERVE	ĒD						
2	Remote Wakeup Support 0 = The device does not support remote wakeup. 1 = The device supports remote wakeup.							
1	LED Sele	ct						
	This bit de	etermines the function	onality of external LED pins.					
	BIT VALUE	PIN NAME	FUNCTION					
		nSPD_LED	Speed Indicator					
	0	nLNKA_LED	Link and Activity Indicator					
		nFDX_LED	Full Duplex Link Indicator					
		nSPD_LED	Speed Indicator					
	1 nLNKA_LED Link Indicator							
		nFDX_LED Activity Indicator						
0	Power Me 0 = The d 1 = The d	ethod levice is bus powere levice is self powere	d. d.					

Table 4.3 describes the GPIO PME flags.

Table 4.3 GPIO PME Flags

BITS	DESCRIPTION	
7	GPIO PME Enable Setting this bit enables the assertion of the GPIO0 or GPIO8 pin, as a result of a Wakeup (GPIO) pin, Magic Packet or PHY Link Up. The host processor may use the GPIO0/GPIO8 pin to asynchronously wake up, in a manner analogous to a PCI PME pin. GPIO0 signals the event when operating in Internal PHY Mode, while GPIO8 signals the event when operating in External PHY Mode. Internal or External PHY Mode of operation is dictated by the PHY_SEL pin.	
	0 = The device does not support GPIO PME signaling. 1 = The device supports GPIO PME signaling.	
	Note: When this bit is 0, the remaining GPIO PME parameters in this flag byte are ignored.	
6	GPIO PME Configuration This bit selects whether the GPIO PME is signaled on the GPIO pin as a level or a pulse. If pulse is selected, the duration of the pulse is determined by the setting of the GPIO PME Length bit of this flag byte. The level of the signal or the polarity of the pulse is determined by the GPIO PME Polarity bit of this flag byte.	
	0 = GPIO PME is signaled via a level. 1 = GPIO PME is signaled via a pulse.	
	Note: If GPIO PME Enable is 0, this bit is ignored.	
5	GPIO PME Length When the GPIO PME Configuration bit of this flag byte indicates that the GPIO PME is signaled by a pulse on the GPIO pin, this bit determines the duration of the pulse.	
	0 = GPIO PME pulse length is 1.5 ms. 1 = GPIO PME pulse length is 150 ms.	
	Note: If GPIO PME Enable is 0, this bit is ignored.	
4	GPIO PME Polarity Specifies the level of the signal or the polarity of the pulse used for GPIO PME signaling.	
	0 = GPIO PME signaling polarity is low. 1 = GPIO PME signaling polarity is high.	
	Note: If GPIO PME Enable is 0, this bit is ignored.	
3	GPIO PME Buffer Type This bit selects the output buffer type for GPIO0/GPIO8.	
	0 = Open drain driver / open source 1 = Push-Pull driver	
	Note: Buffer Type = 0, Polarity = 0 implies open drain Buffer Type = 0, Polarity = 1 implies open source	
	Note: If GPIO PME Enable is 0, this bit is ignored.	
2	GPIO PME WOL Select Three types of wakeup events are supported; Magic Packet, PHY Link Up and Wakeup Pin(s) assertion. Wakeup Pin(s) are selected via the GPIO Wakeup Enables specified in bytes 1Eh and 1Fh of the EEPROM. This bit selects whether Magic Packet or Link Up wakeup events are supported.	
	0 = Magic Packet wakeup supported. 1 = PHY Link Up wakeup supported (not supported in External PHY Mode).	
	Note: If GPIO PME Enable is 0, this bit is ignored.	

Table 4.3 GPIO PME Flags (continued)

BITS	DESCRIPTION	
1	GPIO10 Detection Select This bit selects the detection mode for GPIO10 when operating in PME Mode. In PME Mode, GPIO10 is usable in both Internal and External PHY Mode as a wakeup pin. This parameter defines whether the wakeup should occur on an active high or active low signal.	
	0 = Active-low detection for GPIO10 1 = Active-high detection for GPIO10	
	Note: If GPIO PME Enable is 0, this bit is ignored.	
0	RESERVED	

4.2 **EEPROM Defaults**

The signature value of 0xA5 is stored at address 0. A different signature value indicates to the EEPROM controller that no EEPROM or an un-programmed EEPROM is attached to the device. In this case, the hardware default values are used, as shown in Table 4.4.

Table 4.4 EEPROM Defaults

FIELD	DEFAULT VALUE
MAC Address	FFFFFFFFF
Full-Speed Polling Interval (ms)	01h
Hi-Speed Polling Interval (ms)	04h
Configuration Flags	04h
Maximum Power (mA)	FAh
Vendor ID	0424h
Product ID	9E08h

Note: The Configuration Flags are affected by the PWR_SEL and RMT_WKP straps.

4.3 EEPROM Auto-Load

Certain system level resets (USB reset, POR, nRESET and SRST) cause the EEPROM contents to be loaded into the device. After a reset, the EEPROM controller attempts to read the first byte of data from the EEPROM. If the value 0xA5 is read from the first address, then the EEPROM controller will assume that an external Serial EEPROM is present.

Note: The USB reset only loads the MAC address.

4.4 Example of EEPROM Format Interpretation

Table 4.5 and Table 4.6 provide an example of how the contents of a EEPROM are formatted. Table 4.5 is a dump of the EEPROM memory (256-byte EEPROM), while Table 4.6 illustrates, byte by byte, how the EEPROM is formatted.

Table 4.5 Dump of EEPROM Memory

OFFSET BYTE	VALUE
0000h	A5 12 34 56 78 9A BC 01
0008h	04 04 09 04 0A 11 12 16
0010h	10 1F 00 00 00 12 27
0018h	12 30 12 39 12 42 00 04
0020h	8A 00 0A 03 4D 00 43 00
0028h	48 00 50 00 12 03 4C 00
0030h	41 00 4E 00 38 00 39 00
0038h	35 00 33 00 30 00 10 03
0040h	30 00 30 00 30 00 35 00
0048h	31 00 32 00 33 00 12 01
0050h	00 02 FF 00 FF 40 24 04
0058h	08 9E 00 01 01 02 03 01
0060h	09 02 27 00 01 01 00 A0
0068h	FA 09 04 00 00 03 FF 00
0070h	FF 00 12 01 00 02 FF 00
0078h	FF 40 24 04 08 9E 00 01
0080h	01 02 03 01 09 02 27 00
0088h	01 01 00 A0 FA 09 04 00
0090h - 00FFh	00 03 FF 00 FF 00

Table 4.6 EEPROM Example - 256 Byte EEPROM

EEPROM ADDRESS	EEPROM CONTENTS (HEX)	DESCRIPTION
00h	A5	EEPROM programmed indicator
01h - 06h	12 34 56 78 9A BC	MAC Address 12 34 56 78 9A BC
07h	01	Full-Speed Polling Interval for Interrupt Endpoint (1 ms)
08h	04	Hi-Speed Polling Interval for Interrupt Endpoint (4 ms)
09h	04	Configuration Flags - No PHY Boost, the device is bus powered and supports remote wakeup; nSPD_LED = Speed Indicator, nLNKA_LED = Link and Activity Indicator, nFDX_LED = Full Duplex Link Indicator.
0Ah - 0Bh	09 04	Language ID Descriptor 0409h, English
0Ch	0A	Manufacturer ID String Descriptor Length (10 bytes)
0Dh	11	Manufacturer ID String Descriptor EEPROM Word Offset (11h); corresponds to EEPROM Byte Offset 22h
0Eh	12	Product Name String Descriptor Length (18 bytes)
0Fh	16	Product Name String Descriptor EEPROM Word Offset (16h); corresponds to EEPROM Byte Offset 2Ch
10h	10	Serial Number String Descriptor Length (16 bytes)
11h	1F	Serial Number String Descriptor EEPROM Word Offset (1Fh); corresponds to EEPROM Byte Offset 3Eh
12h	00	Configuration String Descriptor Length (0 bytes - NA)
13h	00	Configuration String Descriptor Word Offset (don't care)
14h	00	Interface String Descriptor Length (0 bytes - NA)
15h	00	Interface String Descriptor Word Offset (don't care)
16h	12	Hi-Speed Device Descriptor Length (18 bytes)
17h	27	Hi-Speed Device Descriptor Word Offset (27h); corresponds to EEPROM Byte Offset 4Eh
18h	12	Hi-Speed Configuration and Interface Descriptor Length (18 bytes)
19h	30	Hi-Speed Configuration and Interface Descriptor Word Offset (30h); corresponds to EEPROM Byte Offset 60h
1Ah	12	Full-Speed Device Descriptor Length (18 bytes)
1Bh	39	Full-Speed Device Descriptor Word Offset (39h); corresponds to EEPROM Byte Offset 72h
1Ch	12	Full-Speed Configuration and Interface Descriptor Length (18 bytes)
1Dh	42	Full-Speed Configuration and Interface Descriptor Word Offset (42h); corresponds to EEPROM Byte Offset 84h
1Eh	00	GPIO7:0 wake enables - GPIO7:0 not used for wakeup signaling

Table 4.6 EEPROM Example - 256 Byte EEPROM (continued)

EEPROM ADDRESS	EEPROM CONTENTS (HEX)	DESCRIPTION
1Fh	04	GPIO10:8 wake enables - GPIO10 used for wakeup signaling
20h	8A	GPIO PME flags - PME signaling enabled via Low Level, Push-Pull Driver, GPIO10 Active High Detection
21h	00	PAD BYTE - used to align following descriptor on Word Boundary
22h	0A	Size of Manufacturer ID String Descriptor (10 bytes)
23h	03	Descriptor Type (String Descriptor - 03h)
24h - 2Bh	4D 00 43 00 48 00 50 00	Manufacturer ID String ("MCHP" in UNICODE)
2Ch	12	Size of Product Name String Descriptor (18 bytes)
2Dh	03	Descriptor Type (String Descriptor - 03h)
2Eh - 3Dh	4C 00 41 00 4E 00 38 00 39 00 35 00 33 00 30 00	Product Name String ("LAN89530" in UNICODE)
3Eh	10	Size of Serial Number String Descriptor (16 bytes)
3Fh	03	Descriptor Type (String Descriptor - 03h)
40h - 4Dh	30 00 30 00 30 00 35 00 31 00 32 00 33 00	Serial Number String ("0005123" in UNICODE)
4Eh	12	Size of Hi-Speed Device Descriptor in bytes (18 bytes)
4Fh	01	Descriptor Type (device descriptor - 01h)
50h - 51h	00 02	USB Specification Number that the device complies with (0200h)
52h	FF	Class Code
53h	00	Subclass Code
54h	FF	Protocol Code
55h	40	Maximum Packet Size for Endpoint 0
56h - 57h	24 04	Vendor ID (0424h)
58h - 59h	08 9E	Product ID (9E08h)
5Ah - 5Bh	00 01	Device Release Number (0100h)
5Ch	01	Index of Manufacturer String Descriptor
5Dh	02	Index of Product String Descriptor
5Eh	03	Index of Serial Number String Descriptor
5Fh	01	Number of Possible Configurations
60h	09	Size of Hi-Speed Configuration Descriptor in bytes (9 bytes)
61h	02	Descriptor Type (Configuration Descriptor - 02h)

Table 4.6 EEPROM Example - 256 Byte EEPROM (continued)

EEPROM ADDRESS	EEPROM CONTENTS (HEX)	DESCRIPTION
62h - 63h	27 00	Total length in bytes of data returned (0027h = 39 bytes)
64h	01	Number of interfaces
65h	01	Value to use as an argument to select this configuration
66h	00	Index of String Descriptor describing this configuration
67h	A0	Bus powered and remote wakeup enabled
68h	FA	Maximum power consumption is 500 mA
69h	09	Size of Hi-Speed interface Descriptor in bytes (9 bytes)
6Ah	04	Descriptor Type (interface descriptor - 04h)
6Bh	00	Number identifying this interface
6Ch	00	Value used to select alternative setting
6Dh	03	Number of Endpoints used for this interface (less Endpoint 0)
6Eh	FF	Class Code
6Fh	00	Subclass Code
70h	FF	Protocol Code
71h	00	Index of String Descriptor describing this interface
72h	12	Size of Full-Speed Device Descriptor in bytes (18 bytes)
73h	01	Descriptor Type (device descriptor - 01h)
74h - 75h	00 02	USB Specification Number that the device complies with (0200h)
76h	FF	Class Code
77h	00	Subclass Code
78h	FF	Protocol Code
79h	40	Maximum Packet Size for Endpoint 0
7Ah - 7Bh	24 04	Vendor ID (0424h)
7Ch - 7Dh	08 9E	Product ID (9E08h)
7Eh - 7Fh	00 01	Device Release Number (0100h)
80h	01	Index of Manufacturer String Descriptor
81h	02	Index of Product String Descriptor
82h	03	Index of Serial Number String Descriptor
83h	01	Number of Possible Configurations

Table 4.6 EEPROM Example - 256 Byte EEPROM (continued)

EEPROM ADDRESS	EEPROM CONTENTS (HEX)	DESCRIPTION
84h	09	Size of Full-Speed Configuration Descriptor in bytes (9 bytes)
85h	02	Descriptor Type (Configuration Descriptor - 02h)
86h - 87h	27 00	Total length in bytes of data returned (0027h = 39 bytes)
88h	01	Number of interfaces
89h	01	Value to use as an argument to select this configuration
8Ah	00	Index of string descriptor describing this configuration
8Bh	A0	Bus powered and remote wakeup enabled
8Ch	FA	Maximum power consumption is 500 mA
8Dh	09	Size of Full-Speed Interface Descriptor in bytes (9 bytes)
8Eh	04	Descriptor Type (interface descriptor - 04h)
8Fh	00	Number identifying this interface
90h	00	Value used to select alternative setting
91h	03	Number of Endpoints used for this interface (less Endpoint 0)
92h	FF	Class Code
93h	00	Subclass Code
94h	FF	Protocol Code
95h	00	Index of String Descriptor describing this interface
96h - FFh	-	Data storage for use by Host as desired

4.5 Customized Operation Without EEPROM

The device provides the capability to customize operation without the use of an EEPROM. Descriptor information and initialization quantities normally fetched from EEPROM and used to initialize descriptors and elements of the System Control and Status registers may be specified via an alternate mechanism. This alternate mechanism involves the use of the Descriptor RAM in conjunction with the Attribute registers and select elements of the System Control and Status registers. The software device driver orchestrates the process by performing the following actions in the order indicated:

- Initialization of System Control and Status register elements in lieu of EEPROM load
- Attribute register initialization
- Descriptor RAM initialization
- Enable Descriptor RAM and Flag Attribute registers as source
- Inhibit reset of Select System Control and Status register elements

Chapter 5 PME Operation

The device provides a mechanism for waking up a host system via PME Mode of operation. PME signaling is only available while the device is operating in the self-powered mode. Figure 5.1 illustrates a typical application.




Figure 5.1 Typical Application

The Host processor is connected to a Chipset containing the USB Host Controller (HC). The USB Host Controller interfaces to the device via the DP/DM USB signals. An Embedded Controller (EC) signals the Chipset and the Host processor to power up via an Enable signal. The EC interfaces to the device via four signals. The PME signal is an input to the EC from the device that indicates the occurrence of a wakeup event. The VBUS_DET output of the EC is used to indicate bus power availability. The PME_CLEAR (nRESET) signal is used to clear the PME. The PME_MODE_SEL signal is sampled by the device when PME_CLEAR (nRESET) is asserted and is used by the device to determine whether it should remain in PME Mode or resume normal operation.

GPIO pins are used for PME handling. The pins used depend on the value of the PHY_SEL pin, which determines PHY Mode of operation. In Internal PHY Mode of operation, GPIO0 is reserved for use as an output to signal the PME. GPIO1 is reserved for use as the PME_MODE_SEL input. GPIO8 and GPIO9 are reserved for analogous use, respectively, in External PHY Mode of operation.

The application scenario in Figure 5.1 assumes that the Host processor and the Chipset are powered off, the EC is operational, and the device is in PME Mode, waiting for a wake event to occur. A wake event will result in the device signaling a PME event to the EC, which will then wake up the Host processor and Chipset via the Enable signal. The EC asserts VBUS_DET after the USB bus is powered, sets PME_MODE_SEL to determine whether the device is to begin normal operation or continue in PME Mode, and asserts PME CLEAR (nRESET) to clear the PME.

The following wake events are supported:

Wakeup Pin(s)

The GPIO pins not reserved for PME handling have the capability to wake up the device when operating in PME Mode. In order for a GPIO to generate a wake event, its enable bit must be set in the GPIO10:8 Wakeup Enables or GPIO7:0 Wakeup Enables bytes of the EEPROM, as appropriate. During PME Mode of operation, the GPIOs used for signaling (GPIOs 0 and 1 or GPIOs 8 and 9) are not affected by the values set in the corresponding bits of GPIO10:8 Wakeup Enables or GPIO7:0 Wakeup Enables.

GPIO10 is available as a wakeup pin in External PHY Mode, while GPIOs 2-10 are available in Internal PHY Mode. The GPIO10 Detection Select bit in the GPIO PME Flags byte of the EEPROM sets the detection mode for GPIO10 in both External and Internal PHY Mode (if set in GPIO10:8 Wakeup Enables), while GPIOs 2-9 are active low (by default) when operating in Internal PHY Mode.

- Magic Packet
 Reception of a Magic Packet when in PME Mode will result in a PME being asserted.
- PHY Link Up
 Detection of a PHY link partner when in PME Mode will result in a PME being asserted.

In order to facilitate PME Mode of operation, the GPIO PME Enable bit in the GPIO PME Flags field, must be set and all remaining GPIO PME Flags field bits must be appropriately configured for pulse or level signaling, buffer type and GPIO PME WOL selection. The PME event is signaled on GPIO0 (External PHY Mode) or GPIO8, depending on the PHY Mode of operation.

The PME_MODE_SEL pin (GPIO1 in Internal Mode of operation, GPIO9 in External Mode of operation) must be driven to the value that determines whether or not the device remains in PME Mode of operation (1) or resumes normal operation (0) when the PME is recognized and cleared by the EC via PME CLEAR (nRESET) assertion.

Note: When in PME Mode, nRESET or POR will always cause the contents of the EEPROM to be reloaded.

Note: GPIO10 may be used in PME and External PHY Mode to connect to an external PHY's Link LED, in order to generate a PHY Link Up wake event.

Figure 5.2 flowcharts PME operation while in Internal PHY Mode. The following conditions hold:

EEPROM Configuration:

- GPIO PME Enable = 1 (enabled)
- GPIO PME Configuration = 0 (PME signaled via level on GPIO pin)
- GPIO PME Length = 0 (NA)
- GPIO PME Polarity = 1 (high level signals event)
- GPIO PME Buffer Type = 1 (push-pull)
- GPIO PME WOL Select = 0 (Magic Packet wakeup)
- GPIO10 Detection Select = 0 (Active-low detection)
- Power Method = 1 (self powered)
- MAC address for Magic Packet

PME signaling configuration (as determined by PHY Mode):

- GPIO0 signals PME
- GPIO1 is PME_MODE_SEL

Note: A POR occurring when PME_MODE_SEL = 1 and an EEPROM present with the GPIO PME Enable set results in the device entering PME Mode.




Figure 5.2 PME Operation

Chapter 6 NetDetach Operation

NetDetach is a mode of operation where the device detaches from the USB bus after the Ethernet cable is disconnected. This is advantageous for mobile devices, as an attached USB device may prevent the Host CPU from entering the ACPI C3 state. Allowing the CPU to enter the C3 state maximizes battery life, as the C3 state is the lowest of the four APCI power states.

When detached, the device is in a low-power state. After the Ethernet cable is reconnected, or a programmed GPIO pin asserts, the device automatically attaches to the USB bus. GPIO pin assertion is supported so that this feature can be used with External PHY Mode. In this case, the external PHY's link LED would be connected to a GPIO.




Figure 6.1 Device Detach




Figure 6.2 Device Attach

Chapter 7 Operational Characteristics

7.1 Absolute Maximum Ratings*

+3.3 V Supply Voltage (VDD33IO, VDD33A) (Note 7.1)
+1.2 V Supply Voltage (VDD12CORE, VDD12PLL, VDD12USBPLL) (Note 7.1) 0 V to +1.32 V
Positive voltage on input signal pins, with respect to ground (Note 7.2) VDD33IO + 0.3 V
Negative voltage on input signal pins, with respect to ground (Note 7.3)0.3 V
Positive voltage on XI, with respect to ground
Storage Temperature
Maximum Junction Temperature Under Bias

Note 7.1 Supply voltage ratings are for externally supplied voltages. When powering this device from laboratory or system power supplies, it is important that the absolute maximum ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes on their outputs when AC power is switched on or off. In addition, voltage transients on the AC power line may appear on the DC output. If this possibility exists, it is suggested to use a clamp circuit.

- **Note 7.2** This rating does not apply to the following pins: XI, XO, EXRES, USBRBIAS.
- **Note 7.3** This rating does not apply to the following pins: EXRES, USBRBIAS.

7.2 Operating Conditions**

+3.3 V Supply Voltage (VDD33IO, VDD33A)	+3.3 V -	+/-5%
+1.2 V Supply Voltage (VDD12CORE, VDD12PLL, VDD12USBPLL)	+1.2 V +	+/-5%
Ambient Operating Temperature in Still Air (T _A)***	0°C to +	-85°C

^{**} Supply voltage ratings are for externally supplied voltages. Proper operation of the device is guaranteed only within the ranges specified in this section. If the internal regulator is used, see Table 7.4.

^{*} Stresses exceeding those listed in this section could cause permanent damage to the device. This is a stress rating only. Functional operation of the device at any condition exceeding those indicated in Section 7.2, "Operating Conditions**", Section 7.5, "DC Specifications", or any other applicable section of this specification is not implied. Note, device signals are *NOT* 5 Volt tolerant unless specified otherwise.

^{***} Junction temperature must not exceed +125°C.

7.3 Power Consumption

Table 7.1 Power Consumption

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	COMMENTS
Active Mode 100B to HS USB (internal regulator off)						
VDD33IO, VDD33A	IV33I			60	mA	
VDD12CORE, VDD12PLL, VDD12USBPLL	IV12I			100	mA	
Active Mode 100B to HS USB (internal regulator on)						
VDD33IO, VDD33A	IV33			150	mA	
Idle Mode 100B to HS USB (internal regulator off)						
VDD33IO, VDD33A			117		mA	

7.4 Package Thermal Specifications

Table 7.2 Package Thermal Parameters

PARAMETER	SYMBOL	VALUE	UNITS	COMMENTS
Thermal resistance	Θ_{JA}	31.0	°C/W	Measured in still air from the die to ambient air
Junction-to-Top-of-Package	Ψ_{JT}	0.3	°C/W	Measured in still air

Note: Thermal parameters are measured or estimated for devices in a multi-layer 2S2P PCB per JESD51.

7.5 DC Specifications

Table 7.3 I/O Buffer Characteristics

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
IS Type Input Buffer						
Low Input Level	V _{ILI}	-0.1			V	
High Input Level	V _{IHI}			VDD33IO+0.1	V	
Negative-Going Threshold	V _{ILT}	1.1	1.5	2.0	V	Schmitt trigger
Positive-Going Threshold	V _{IHT}	1.2	1.7	2.1	V	Schmitt trigger
SchmittTrigger Hysteresis (V _{IHT} - V _{ILT})	V _{HYS}	125	200	350	mV	
Input Leakage (V _{IN} = VSS or VDD33IO)	I _{IH}	-10		10	μΑ	Note 7.4
Input Capacitance	C _{IN}		3		pF	
IS_5V Type Input Buffer						
Low Input Level	V _{ILI}	-0.1			V	
High Input Level	V _{IHI}			5.5	V	
Negative-Going Threshold	V _{ILT}	1.1	1.3	2.0	V	Schmitt trigger
Positive-Going Threshold	V _{IHT}	0.9	1.7	2.5	V	Schmitt trigger
SchmittTrigger Hysteresis (V _{IHT} - V _{ILT})	V _{HYS}	100	300	550	mV	
Input Leakage (V _{IN} = VSS or VDD33IO)	I _{IH}	-25		25	μA	Note 7.4
Input Leakage (V _{IN} = 5.5 V)	I _{IH}			80	μΑ	Note 7.4, Note 7.5
Input Capacitance	C _{IN}		4		pF	
O8 Type Buffers						
Low Output Level	V _{OL}			0.5	V	I _{OL} = 8 mA
High Output Level	V _{OH}	VDD33IO - 0.5			V	I _{OH} = -8 mA
OD8 Type Buffer						
Low Output Level	V _{OL}			0.5	V	I _{OL} = 8 mA
O12 Type Buffers						
Low Output Level	V _{OL}			0.45	V	I _{OL} = 12 mA
High Output Level	V _{OH}	VDD33IO - 0.475			V	I _{OH} = -12 mA
OD12 Type Buffer						
Low Output Level	V _{OL}			0.45	V	I _{OL} = 12 mA

Table 7.3 I/O Buffer Characteristics (continued)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
ICLK Type Buffer (XI Input)						Note 7.6
Low Input Level	V_{ILI}			0.3	V	
High Input Level	V_{IHI}	0.8			V	

- Note 7.4 This specification applies to all inputs and tri-stated bi-directional pins. Internal pull-down and pull-up resistors add \pm 4 per-pin (typical).
- Note 7.5 This is the total 5.5 V input leakage for the entire device.
- Note 7.6 XI can optionally be driven from a 25 MHz single-ended clock oscillator.

Table 7.4 Voltage Regulator Characteristics

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Regulator Output Voltage on VDD12CORE	VDD12RegOut	1.08	1.2	1.32	٧	Note 7.7

Note 7.7 The internal voltage regular is designed to generate the 1.2 V supply for the LAN89530 only. The regulator output should be connected as shown in Chapter 3, Power Connections and should not be used to supply other external circuits.

Table 7.5 100BASE-TX Transceiver Characteristics

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Peak Differential Output Voltage High	V _{PPH}	950	-	1050	mVpk	Note 7.8
Peak Differential Output Voltage Low	V _{PPL}	-950	-	-1050	mVpk	Note 7.8
Signal Amplitude Symmetry	V _{SS}	98	-	102	%	Note 7.8
Signal Rise and Fall Time	T _{RF}	3.0	-	5.0	ns	Note 7.8
Rise and Fall Symmetry	T _{RFS}	-	-	0.5	ns	Note 7.8
Duty Cycle Distortion	D _{CD}	35	50	65	%	Note 7.9
Overshoot and Undershoot	V _{OS}	-	-	5	%	
Jitter				1.4	ns	Note 7.10

- **Note 7.8** Measured at line side of transformer, line replaced by 100 Ω (+/-1%) resistor.
- Note 7.9 Offset from 16 ns pulse width at 50% of pulse peak.
- Note 7.10 Measured differentially.

Table 7.6 10BASE-T Transceiver Characteristics

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Transmitter Peak Differential Output Voltage	V _{OUT}	2.2	2.5	2.8	V	Note 7.11
Receiver Differential Squelch Threshold	V_{DS}	300	540	585	mV	

Note 7.11 Min/max voltages guaranteed as measured with 100 Ω resistive load.

7.6 AC Specifications

This section details the various AC timing specifications of the device.

Note: The USBDP and USBDM pin timing adheres to the USB 2.0 specification. Refer to the Universal Serial Bus Revision 2.0 specification for detailed USB timing information.

Note: The Ethernet TX/RX pin timing adheres to the IEEE 802.3 specification. Refer to the IEEE 802.3 specification for detailed Ethernet timing information.

7.6.1 Equivalent Test Load

Output timing specifications assume the 25 pF equivalent test load illustrated in Figure 7.1 below, unless otherwise specified.




Figure 7.1 Output Equivalent Test Load

7.6.2 Power Sequence Timing

Power supplies must adhere to the following rules:

- All power supplies of the same voltage must be powered up/down together.
- There is no power-up sequencing requirement, however all power supplies must reach operational levels within the time periods specified in Table 7.7.
- There is no power-down sequencing or timing requirement, however the device must not be powered for an extended period of time without all supplies at operational levels.
- With the exception of VBUS_DET, do not drive input signals without power supplied to the device.

Note: When operating with an external 1.2 V power source, the 1.2 V input must not exceed the 3.3 V source by more than 0.4 V.

Note: Violation of these specifications may damage the device.

Note: A Power-On Reset (POR) occurs whenever power is initially applied to the device, or if power is removed and reapplied to the device. A timer within the device will assert the internal reset for approximately 22 ms.

Note: While the internal power-on reset circuit may assert during brown-out conditions, this is not guaranteed. For proper operation in applications where brown-outs may occur, use of an external reset circuit is recommended.




Figure 7.2 Power Sequence Timing

Table 7.7 Power Sequence Timing Values

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t _{pon}	Power supply turn on time	0		25	ms

7.6.3 Power-On Configuration Strap Valid Timing

Figure 7.3 illustrates the configuration strap valid timing requirement in relation to power-on. In order for valid configuration strap values to be read at power-on, the following timing requirements must be met.




Figure 7.3 Power-On Configuration Strap Valid Timing

Table 7.8 Power-On Configuration Strap Valid Timing

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t _{cfg}	Configuration strap valid time			15	ms

7.6.4 Reset and Configuration Strap Timing

Figure 7.4 illustrates the nRESET pin timing requirements and its relation to the configuration strap pins and output drive. Assertion of nRESET is not a requirement. However, if used, it must be asserted for the minimum period specified.

Note: For proper operation in applications where brown-outs may occur, use of an external reset circuit is recommended.




Figure 7.4 nRESET Reset Pin Timing

Table 7.9 nRESET Reset Pin Timing Values

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t _{rstia}	nRESET input assertion time	1			μs
t _{css}	Configuration strap pins setup to nRESET deassertion	400			ns
t _{csh}	Configuration strap pins hold after nRESET deassertion	10			ns

7.6.5 EEPROM Timing

The following specifies the EEPROM timing requirements for the device:




Figure 7.5 EEPROM Timing

Table 7.10 EEPROM Timing Values

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t _{ckcyc}	EECLK cycle time	1110		1130	ns
t _{ckh}	EECLK high time	550		570	ns
t _{ckl}	EECLK low time	550		570	ns
t _{cshckh}	EECS high before rising edge of EECLK	1070			ns
t _{cklcsl}	EECLK falling edge to EECS low	30			ns
t _{dvckh}	EEDO valid before rising edge of EECLK	550			ns
t _{ckhinvld}	EEDO invalid after rising edge EECLK	550			ns
t _{dsckh}	EEDI setup to rising edge of EECLK	90			ns
t _{dhckh}	EEDI hold after rising edge of EECLK	0			ns
t _{cshdv}	EEDIO valid after EECS high (VERIFY)			600	ns
t _{dhcsl}	EEDIO hold after EECS low (VERIFY)	0			ns
t _{csl}	EECS low	1070			ns

7.6.6 MII Interface Timing

This section specifies the MII interface transmit and receive timing.

Note: The MII timing adheres to the IEEE 802.3 specification. Refer to the IEEE 802.3 specification for additional MII timing information.




Figure 7.6 MII Transmit Timing

Table 7.11 MII Transmit Timing Values

SYMBOL	DESCRIPTION	MIN	MAX	UNITS	NOTES
t _{clkp}	TXCLK period	40		ns	
t _{clkh}	TXCLK high time	t _{clkp} *0.4	t _{clkp} *0.6	ns	
t _{clkl}	TXCLK low time	t _{clkp} *0.4	t _{clkp} *0.6	ns	
t _{val}	TXD[3:0], TXEN output valid from rising edge of TXCLK		22.0	ns	Note 7.12
t _{invld}	TXD[3:0], TXEN output invalid from rising edge of TXCLK	0		ns	Note 7.12

Note 7.12 Timing was designed for a system load between 10 pf and 25 pf.




Figure 7.7 MII Receive Timing

Table 7.12 MII Receive Timing Values

SYMBOL	DESCRIPTION	MIN	MAX	UNITS	NOTES
t _{clkp}	RXCLK period	40		ns	
t _{clkh}	RXCLK high time	t _{clkp} *0.4	t _{clkp} *0.6	ns	
t _{clkl}	RXCLK low time	t _{clkp} *0.4	t _{clkp} *0.6	ns	
t _{su}	RXD[3:0], RXDV setup time to rising edge of RXCLK	8.0		ns	Note 7.13
t _{hold}	RXD[3:0], RXDV hold time after rising edge of RXCLK	9.0		ns	Note 7.13

Note 7.13 Timing was designed for a system load between 10 pf and 25 pf.

7.6.7 JTAG Timing

This section specifies the JTAG timing of the device.




Figure 7.8 JTAG Timing

Table 7.13 JTAG Timing Values

SYMBOL	DESCRIPTION	MIN	MAX	UNITS	NOTES
t _{tckp}	TCK clock period	66.67		ns	
t _{tckhl}	TCK clock high/low time	t _{tckp} *0.4	t _{tckp} *0.6	ns	
t _{su}	TDI, TMS setup to TCK rising edge	10		ns	
t _h	TDI, TMS hold from TCK rising edge	10		ns	
t _{dov}	TDO output valid from TCK falling edge		16	ns	
t _{doinvld}	TDO output invalid from TCK falling edge	0		ns	

7.7 Clock Circuit

The device can accept either a 25 MHz crystal (preferred) or a 25 MHz single-ended clock oscillator (+/-50ppm) input. If the single-ended clock oscillator method is implemented, XO should be left unconnected and XI should be driven with a clock that adheres to the specifications outlined throughout Chapter 7, Operational Characteristics. The input clock duty cycle is 40% minimum, 50% typical and 60% maximum.

It is recommended that a crystal utilizing matching parallel load capacitors be used for the crystal input/output signals (XI/XO). See Table 7.14 for the recommended crystal specifications.

PARAMETER	SYMBOL	MIN	NOM	MAX	UNITS	NOTES
Crystal Cut	AT, typ					
Crystal Oscillation Mode		Fundamental Mode				
Crystal Calibration Mode		Paralle	Resonant Mo	ode		
Frequency	F _{fund}	-	25.000	-	MHz	
Frequency Tolerance @ 25°C	F _{tol}	-	-	+/-50	PPM	Note 7.14
Frequency Stability Over Temp	F _{temp}	-	-	+/-50	PPM	Note 7.14
Frequency Deviation Over Time	F _{age}	-	+/-3 to 5	-	PPM	Note 7.15
Total Allowable PPM Budget		-	-	+/-50	PPM	Note 7.16
Shunt Capacitance	C _O	-	7 typ	-	pF	
Load Capacitance	C _L	-	20 typ	-	pF	
Drive Level	P _W	300	-	-	uW	
Equivalent Series Resistance	R ₁	-	-	50	Ohm	
Operating Temperature Range		-40	-	+105	°C	
XI Pin Capacitance		-	3 typ	-	pF	Note 7.17
XO Pin Capacitance		-	3 typ	-	pF	Note 7.17

Table 7.14 Crystal Specifications

- Note 7.14 The maximum allowable values for frequency tolerance and frequency stability are application dependant. Since any particular application must meet the IEEE +/-50 PPM Total PPM Budget, the combination of these two values must be approximately +/-45 PPM (allowing for aging).
- Note 7.15 Frequency Deviation Over Time is also referred to as Aging.
- **Note 7.16** The total deviation for the Transmitter Clock Frequency is specified by IEEE 802.3u as +/-50 PPM.
- Note 7.17 This number includes the pad, the bond wire and the lead frame. PCB capacitance is not included in this value. The XO/XI pin and PCB capacitance values are required to accurately calculate the value of the two external load capacitors. These two external load capacitors determine the accuracy of the 25.000 MHz frequency.

Chapter 8 Package Outline

Note: For the most current package drawings, see the Microchip Packaging Specification at http://www.microchip.com/packaging.

8.1 56-Pin QFN Package




Figure 8.1 56-Pin QFN Package Definition

Table 8.1 56-Pin QFN Dimensions

	MIN	NOMINAL	MAX	REMARKS
Α	0.80	0.85	0.90	Overall Package Height
A1	0.00	0.01	0.05	Standoff
A2	-	-	0.70	Mold Cap Thickness
D/E	7.90	8.00	8.10	X/Y Body Size
D1/E1	7.65	7.75	7.85	X/Y Mold Cap Size
D2/E2	5.1	5.2	5.3	X/Y Exposed Pad Size
L	0.30	0.40	0.50	Terminal Length
b	0.18	0.23	0.30	Terminal Width
K	0.7	-	-	Center Pad to Pin Clearance
е		0.50 BSC	•	Terminal Pitch

Notes:

- 1. All dimensions are in millimeters unless otherwise noted.
- 2. Position tolerance of each terminal and exposed pad is +/-0.05 mm at maximum material condition. Dimension "b" applies to plated terminals and is measured between 0.15 and 0.30 mm from the terminal tip.
- 3. The pin 1 identifier may vary, but is always located within the zone indicated.

Chapter 9 Datasheet Revision History

Table 9.1 Customer Revision History

REVISION LEVEL AND DATE	SECTION/FIGURE/ENTRY	CORRECTION
DS60001257B	Section 4.4, "Example of EEPROM Format Interpretation"	Table 4.5 and Table 4.6: Changed manufacturer ID string from '53 00 4D 00 53 00 43 00' to '4D 00 43 00 48 00 50 00'; changed ' "SMSC" in UNICODE' to changed ' "MCHP" in UNICODE'
	Section 7.5, "DC Specifications"	Table 7.3: Changed: V _{ILI} min from '-0.3' to ' ' (ICLK buffer) V _{ILI} max from '0.5' to '0.3' (ICLK buffer) V _{IHI} min from '1.0' to '0.8' (ICLK buffer) V _{IHI} max from '1.26' to ' ' (ICLK buffer) I _{OL} from '6 mA' to '8 mA' (O8/OD8 buffer) I _{OH} from '-6 mA' to '-8 mA' (O8 buffer)
	Chapter 8, Package Outline	Added note
DS60001257A	Replaces the previous SMSC version Removed confidentiality from document Added Note and Trademark page Added Worldwide Sales and Service	ument
Rev. 1.2 (07-17-13)	All	Third release Changed order numbers Removed 'lead-free' from document Added Microchip logo and legend
Rev. 1.1 (05-03-12)	All	Second release
Rev. 1.0 (02-16-12)	All	Initial release

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- · Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, Keeloq, Keeloq logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

flexPWR, JukeBlox, Kleer, KleerNet, MediaLB, and MOST

The preceding is a non-exhaustive list of trademarks in use in the US and other countries. For a complete list of trademarks, email a request to legal.department@microchip.com. The absence of a trademark (name, logo, etc.) from the list does not constitute a waiver of any intellectual property rights that SMSC has established in any of its trademarks.

All other trademarks mentioned herein are property of their respective companies.

© 2013-2014, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63276-212-2

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV == ISO/TS 16949 ==

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277

Technical Support: http://www.microchip.com/

support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX

Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071

Fax: 630-285-0071

Cleveland Independence, OH Tel: 216-447-0464

Fax: 216-447-0643 **Dallas**

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA

Tel: 949-462-9523 Fax: 949-462-9608

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Canada - Toronto

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302 Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei

Tel: 886-2-2508-8600 Fax: 886-2-2508-0102 Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 **Germany - Pforzheim**

Tel: 49-7231-424750

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820

03/25/14